San Jose, California, United States
Onsite
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
This role requires being onsite in San Jose, CA at least 4 days/week
The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact
Own and develop full-chip timing constraints (SDC) across functional and test modes for complex networking SoCs.
Drive Static Timing Analysis (STA) and partner with RTL, physical design, and DFT teams to resolve timing issues across the design hierarchy.
Partner with RTL designers to achieve timing convergence through constraint development and timing-driven RTL improvements.
Define and maintain clocking architectures and constraint models, including clock groups, timing exceptions, and clock exclusivity.
Integrate and validate timing constraints from third-party IP vendors within the full-chip SoC timing environment.
Develop and review block-level SDCs and clocking architectures, ensuring constraint correctness and alignment across the design hierarchy.
Contribute to timing closure and silicon readiness across multiple modes, corners, and operating conditions.
Minimum Qualifications
Bachelor’s degree in Electrical or Computer engineering and 7+ years of ASIC experience, or Master’s degree in Electrical Engineering or Computer Engineering and 4+ years of ASIC experience, or PhD in Electrical Engineering or Computer Engineering +1 years of ASIC experience.
Experience developing block-level and full-chip SDC constraints for complex SoC designs.
Expertise in Static Timing Analysis (STA) using tools such as Synopsys PrimeTime or Cadence Tempus.
Experience writing timing constraints for complex networking SoCs and ARM CPU subsystems.
Experience integrating third-party IP timing constraints into full-chip SDC environments.
Understanding with RTL design and synthesis, with the ability to analyze RTL structures and guide timing-driven design improvements.
Preferred Qualifications
Experience developing constraints for large SoCs with multiple clock domains and complex clocking architectures.
Ability to analyze RTL structures and recommend timing-driven micro-architectural improvements.
Expertise with constraint analysis tools (Synopsys TCM, Cadence CCD) and CDC analysis tools (SpyGlass CDC).
Proficiency in engineering scripting and automation (Python, Perl, TCL).
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$165,000.00 - $277,600.00Non-Metro New York state & Washington state:
$146,700.00 - $247,000.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
Want to know if this job is worth applying to?
